The sustained performance of fast processors is critically dependent on cache performance.
We fed address traces of the processes running on a multi-tasking operating system through a cache simulator, to compute accurate cache-hit rates over short intervals. By marking the output of such a simulation whenever a context switch occurs, and then aggregating the postcontext-switch results of a large number of context switches, it is possible to estimate the cache performance reduction caused by a switch. Depending on cache parameters the net cost of a context switch appears to be in the thousands of cycies, or tens to hundreds of microseconds.
Introduction
The sustained performance of fast processors is critically dependent on cache performance. Although in principle a well-designed CPU should be able to execute nearly one instruction per cycle (assuming that it issues one instruction at a time), in practice it is not possible to sustain such an execution rate because the memory system cannot always deliver instructions and data fast enough.
Cache performance in turn depends on lccality of referencw hen the sequence of addresses referenced by software cannot all be stored in the cache, cache misses result.
In modern computers, the penaity for a single cache miss might be tens or hundreds of cycles [ It is possible, however, to design caches that provide high performance for a wide range of software, and it is also possible to structure software to use the cache (or caches) efficiently [12] . The trick is thus to match the design of the cache system with the design of the software, so that the overall system will have maximum performance.
When an operating system managing multiple processes switches contexts, the assumption of locality may be violated because the instructions and data of the newly-schedttied process may no longer be in the cache or caches. Thk maybe because the caches are simply too small to hold the working set of many processes.
Context-switching thus has a cost above that associated with the operations performed by the kernel.
It is important
to know what the costs of a context switch are, because if the cache-performance cost is low, or if context switching can be avoided by restructuring the operating system, then the cache system should be designed to yield the best price/performance ratio for uninterrupted application programs.
On the other hand, if the cache-performance cost is hlg~and if context switches are expected to be frequent, then one should pay attention to this when designing the cache system.
In particular, real-time systems, in which processes must respond quickly to external events, might inevitably exhibit poor locality of reference and yet require maximum CPU performance immediately after a context switch.
(Designers of real-time systems typically have avoided caches, to ensure predictability.
This may no longer be feasible, particularly for such application as multi-media workstations.)
The cache-performance cost of a context switch may be estimated by looking at how the cache-hit rate varies after a context switch.
In principle, titk cottid be done by using a hardware or microcode-based monitor [ 1] , but in practice it might be impossible for the monitor to know when a context switch has occurred, and to keep track of which process was running after the switch. It is much easier to take address traces from an actual system, annotated with context-switch information, and feed them to a cache simulator. Also, the simulation approach makes it possible to examine the effect of many different cache designs. The short length of previous traces has also limited their usefulness.
None of the earlier studies collected traces of more than tens of millions of references. Our much longer traces, of hundreds of millions or billions of references, allow us to average the short-term behavior of thousands of context switches.
They also allow accurate analysis of the effects of context switches in systems with very large caches.
Goals and caveats
The goal of our experiments was to measure the decrease in overall system performance resulting from a context switch. Since the results of measuring any short single sequence of instructions is uninformative (because over short time scales, locality can vary significantly), we instead looked at statistics (primarily the mean) of a large number of context switches.
We were interested in the performance of the system, not in the underlying cache hit rates, because performance is a function not only of cache hit rate but also of memory system Iatencies.
For this reason, our measurements are cast in terms of the "cycles per instruction" (CPI) observed when executing programs.
For the single-issue architectures that we simulated, a CPI of 1.0 is ideal; higher CPIS represent poorer performance.
For example, tithe average CPI over the execution of a program is 2.0, then the program will take twice as long to complete as on a idealized machine that never has a cache miss.
The programs that were traced were compiled for a straightforward "RISC" architecture [13] . Our results are most directly applicable to systems with similar instntction sets, including many of those currently on the market. Architectures with unusually large (or small) register sets might behave differently.
Our cache simulations assume that cache misses are the only possible cause for an instruction taking more than one cycle.
In real systems this may not be true; for example, pipeline interlocks may cause the processor to stall at times. Also, we include in our count of "instructions" executed any no-op instructions inserted by the compiler (for example, in branch slots).
Because of this, the simulated CPI might be somewhat different from the real CPI, especially on machines with different instruction sets. We assume that good compilers will do enough code-reorganization to approach the optimal CPI.
We have not measured the cost of executing the kernel code for performing a context switch.
Other studies have measured this cost on other systems [3, 4, 14] . Context-switching times measured with minimal user-process code (hence minimizing the cache effects covered in this paper) show large variations between operating systems, and the operating system kernel used for our experiments is known to have poor performance. For a given operating system, context-switch costs vary between different processors even after normalizing for nominal processor speed [3, 14] , partly because the cost of executing the kernel code to do context switches is affected by cache performance.
Because of this, kernel overhead for contextswitching may increase (in relative terms) as cache-miss penalties grow with increasing cycle time.
Careful measurement of this effect is a good area for further research.
Because
our measurements are not predicated on any specific operating system, they should be applicable to any similar system. By "similar" we mean a system that reschedules processes in the same way that Unix systems do, and that does not make any attempt to take cache behavior into account when deciding which process to run next. A scheduler that tried to schedule processes to avoid contextswitch-related cache misses might not produce the same results.
We also ignored any kernel operations that might flush or invalidate regions of the cache. Mostly, these would be associated with network or file input operations. This means that the actual cache performance following certain system calls might be worse than our simulations show.
3, Measurement method
Each in our series of experiments consisted of these steps: 1. Run a set of application programs concurrently on a timesharing system.
2. Trace the instruction and data addresses generated during the execution of these programs.
3. Use the trace to simulate the cache behavior for a sPecific cache de+W 4. Extract from the simulation results the system's performance (in terms of CPI) for some number of instructions following each context switch.
5. Aggregate the post-context-switch performance over all the context switches to compute the average cost. The first four steps are actually perfotmed concurrently: as the programs run and generate traces, the traces are fed "onthe-fly" to a cache simulator. Otherwise, the volume of the traces would have overwhelmed our disk storage. Even so, the output of the cache simulator is quite bulky, on the order of 10 Mbytes for one experiment.
We collected the results of 5000 context switches for each experiment this reflects between 33 million and 1.3 billion user instructions executed. Several hours are required to generate each such trace, mostly due to the cost of cache simulation.
Sections 3.1 and 3.2 sketch how the traces are generated and the cache simulation is done a more detailed description is available in [5] .
Generation of traces
Address traces are generated by the programs themselves. A special linker modifies the code generated by the compiler to insert calls to tracing routines at each load and store, and at the entry to each basic block.
The tracing routines simply add a record to a trace buffer, a large region of memory mapped in the program's address space and managed by the operating system.
Since the trace-buffer records for basic blocks show how many instructions are executed in the block, the trace buffer describes the complete set of addresses referenced by the program (ignoring so-me minor ambiguities about the ordering of instruction and loadistore references within basic blocks).
Programs traced in this way are much larger than normal, so the records for basic blocks are made to reflect the instruction addresses as they occur in the unmodified program.
Also, traced programs take somewhat longer to execute than normal, so the operating system has been modified to reschedule processes less often than usual. The intent is to avoid causing more involuntary context switches simply because the programs are running slowly.
Cache simulation
Whenever the trace buffer becomes full, the operating system arranges for a special trace-analysis process to run. (This process is not itself traced, and while it is running the traced processes are not scheduled.)
The trace-analysis program runs through the trace buffer and feeds the new traces to a cache simulation;
when the trace buffer is empty, the analysis program blocks and allows the traced programs to continue.
The kernel inserts into the trace buffer addhional records reflecting context switches (except for those caused by the tracing procedure).
These identify which process is running at any given time, which is necessary for the cache simulator to convert the virtual addresses in the trace buffer to the physical addresses used by some kinds of caches. The context switch records include the reason why the process was suspended, this allows us to distinguish between page faults, involuntary suspensions, and each Unix system call type.
The analysis program
can simulate a variety of cache designs, includktg 1-or 2-level caches, split or integrated instruction and data caches, write-through or write-back policies, and various values for line size, cache size, and cost of cache hits and misses.
All costs are measured in terms of processor cycles, so the processor cycle time is not directly relevant.
For our purposes, we wanted to know the average CPI over relatively short intervals (1000 or 10000 instructions), We arranged for the cache simulator to output the CPI value for the first 100 intervals after every context switch, the simulator also indicates which process was running after the switch. (The processes are identified by short tags that are recycled fairly quickly; thus, there is some ambiguity that arises for processes that are created or destroyed during the experiment.) By printing CPI values for only the initial intervals after a context switch, we elide much of the enormous output from the simulator.
Because we want to know how the CPI would have behaved if the processes did not interfere with each other in the cache, we also simultaneously simulate "per-process" cachesl. That is, the same reference stream is fed through two simulations, one that is perturbed by context switches, and one that is not. It is as if we ran each process on its own computer. where context-switch-ID identifies the most recent context switch event, CPI~bred is the CPI simulated for a real machine with one set of caches, and CPIPrivae is the CPI simulated for a hypothetical machine with a separate set of hardware caches for each process.
(The CPI values are the average CPI since the previous tuple.)
The first phase of aggregation is to superimpose these tuples so that for each process-id, we have a sequence of tuples of the form:
(instructions-since-context-switch, average-CPI~h,ed, averase-CYIp,iVJ (Actually, we maintain additional information in these tuples, allowing us to calculate other statistics such as standard deviation and maximum CPI).
From this information, we can directly produce graphs of instantaneous CPI vs. instructions-since-context-switch for each of the processes.
Because different programs behave in different ways (and because some of the processes do not run for long enough to generate stable results), it is more useful to aggregate the per-process results into overall statistics for the "average" context switch (for example, see figure 5-2).
Plots of CPI vs. instructions-since-context-switch give a good sense of how long, in terms of instructions executed, it takes after a context switch for the cache performance to return to normal.
To get a sense of how long it takes in terms of actual time (or at least, processor cycles), we calculate the "excess CPI" as the difference between the CPIQ~ar~fi during a .-----specific interval and the CPInriV,+e for the same interval (e.g., figure 5-4). We can then in&&"a~e this curve with respect to time to get the "cumulative excess cycles, " which is effectively the cache-performance cost of a context switch (e.g., figure 5-5).
lMore precisely, we simulate "per-process-ID"
caches. This witl introduce some smatl errors when process IDs are reused, but this happens infrequently.
Experiments
Since some application mixes cause more context switches than others, we chose three sets of programs.
One simulates a timesharing system with a few intensive users; another simulates a compute-bound load with a couple of large programs; the third simulates a repetitive client-server interaction, such as might be encountered using a kemelized operating system. The programs are summarized in Cache tags are either physical addresses or virtual addresses with process-ID tags, so the caches need not be flushed on context switches.
The word size in all cases is 32 bits.
Design 1a represents the memory system of a contemporary high-performance workstation, the DEC!Stationm-5000/200, with a cycle time of 40 nSec2. Design lb represents the same system, except that the cache RAMs are one generation larger zThe actu~cycle time has no effect on our simulations, since all times are normalized to units of cycles.
([RAM sizes usually grow by a factor of 4 between generations).
Design
2a represents a hypothetical future workstatioñ esign based on a single-chip processor with on-chip level 1 ;aches, and an external level-2 cache. The cycle time for such a CPU might be between 2 nSec and 4 nSec. Design 2b represents the same system as used in Design 2a, with cache RAMs four times as large.
Results
For each set of benchmarks, we ran trials using each of the cache designs.
In section 5.4, we summarize the cacheperfomtance costs of context switching for each of the trials. Before that, however, we will examine a small set of trials in detail, in order to see how we obtained the summary results. These particular trials were all done using cache design la.
Timesharing benchmark results (Trial A)
We begin by looking at what kinds of context switches were captured in our traces.
In a trace, each context switch is followed
by CPI values for some number of instructions, before another context switch occurs; we will call each of these series of CPI values a "trace segment. " Figure 5-1 Looking at figure 5-3, we see that context switches affect cache perfonmmce even when multiprogramming is ignored. System calls have the greatest effect on CPI, because after a system call (a file read, for example) a process is likely to be operating on new data. A page fault also increases the CPI, because it signals that the process has switched to a new locality of reference.
Involuntary
switches, on the other hand, should not affect the non-multiprogramming CPI of a process, since they are not correlated with the process's addressing behavior. The "scheduler" curve in figure 5-3 is certainly flatter than the others, yet it is not completely flat.
Why is this so? It is because the curve is an aggregate over all the processes in the benchmark, and all the involuntary context switches.
Although the curve runs the width of the graph, not all of the individual trace segments last that long, For a compute-bound process, which seldom switches voluntarily, its segments show steady-state behavior and a relatively low CPI, I/O-intensive processes, however, voluntarily switch Ssince~awd pro~am rnn slower than normal, the scheduler h= been modified to let them for about 400,000 cycles, or l/60th of a second of non-traced time. so often that they seldom reach steady-state behavior. When involuntarily suspended, their CPI is still relatively high, and when next scheduled they usually switch voluntarily after a short while.
Thus, segments from these processes are shorter, and contribute their high CPI only to the first part of the aggregated curve4. The curve in figure 5-3 for switches caused by system calls also shows surprising behaviox it has a notable initial dlp (directly visible only when graphed at a finer time-scale). The full explanation of thk is straightforward but too lengthy to fit here. Briefly, it comes because virtually all of the system-call context switches in the benchmark come from a single loop in one of the processes, and this process apparently does somethkg unusual.
Because few of the context switches are caused by system calls (see figure 5-l) , thk anomaly has little effect on the overall average. We call this the "excess CPI. " Note that the curve for "scheduler switches" is indistinguishable from the curve for all switches; this is because most switches are involuntary.
Finally,
we can calculate the total cache-performance cost of a context switch, by integrating the curves in figure 5 -4 with respect to instructions since a context switch. We call this the "cumulative excess CPI"; figure 5-5 shows the results for this trial.
One can see from figure 5-5 that the curve does not reach an asymptote.
If we were to look further out in time, it would flatten out, but since (as we saw in figure 5-1 ) few of the trace segments last that long, the results in that region are suspect. Thus, we arbitrary cut off the curve at the point where only 10% of the trace segments remain, and call the final value the average cost for the trial.
This number may not have any intrinsic meaning, but it allows us to make useful comparisons between different cache cotilgurations and benchmarks.
It might seem surprising that the effects of a context switch are detectable, however weakly, 400,000 instructions later, but we believe that the effect is real. In the Timesharing benchmark, the scheduler rotates through enough processes5 that by the time a process is rescheduled, most of its working set has been removed from the cache; in other words, a context switch might effectively cold-start the cache. The combined cache contains 8k lines, and a miss costs 15 cycles, so it could take over 120,000 cycles to reload a completely discarded working set. The average context-switch cost we calculated is an order of magnitude smaller than this, so we conclude that a process might well be subject to excess cache misses long after a context switch. The CPIS are extremely low, since almost all the references are satisfied by the cache. In fact, the private-cache CPIS are almost exactly 1.0, but there is a little contention in the shared cache case, so the excess CPIS are non-zero. Figure  5 -7 shows the cumulative excess CP~the curve is flat after 4000 instructions, because from that point on, the excess CPI is zero.
Summary of all experiments
The experiments we ran are summarized in table 5-1. "Data refs"
gives the number of loads and stores executed. "Average cost" is the average, over all the processes for the entire trace, of the cost of a context switch.
"Total cycles" gives the total number of cycles simulated for the trace.
The column labelled "Overhead ratio" is an indication of the total slowdown due to the cache-performance costs of context switching. It is calculated by multiplying the "Average Cost" by the number of switches (5000) to get the total number of excess cycles, and dividing that by "Total cycles"
to get a ratio.
We ran at least two trials for each combination of benchmark and cache design. Because our cache simulations were done "on-the-fly", each trial represents a different trace; thus, there is some variation between experiments due to luck rather than cache parameters.
Effects of changing technology
As the underlying technologies improve, processor cycle times are decreasing, and memory sizes are increasing. However, interconnection and other constraints limit the improvement in main-memory access times; the net effect is that the relative speed of main memory gets worse.
Thus, cachemiss effects are also getting worse; the absolute size of the caches must increase simply to maintain a given CPI ratio. Does this mean that the relative cost of context-switching is also getting worse?
Since we have examined only two basic memory system designs, we cannot say anything conclusive, but figure 5-8 hints at an answer. For the Timesharing benchmark, the overhead ratio does worsen for the more advanced machine.
The other benchmarks do not show consistent trends.
5The number of processes varies between trials, averaging 85, but not all 85 are runable at once. 
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In particular, the cost of saving and restoring even a large set of registers is quite small in comparison to the cost of refilling the cache, This should be kept in mind when designing an architecture, since large register sets may have compensating benefits [19] .
A trend hinted at, although not proven, by our experiments is that as CPU cycle times continue to drop, the cacheperformance costs of context switching will get worse, in relative terms.
While increasing the size of the cache improves the relative costs, feasibility and economics impose constraints on cache sizes, so this trend may be unavoidable.
It maybe appropriate to consider this effect when designing the memory system for a given computer. If the intended application involves a lot of context-switching, it might pay to use larger caches than would be chosen for a compute-bound system, ~-~Timesharing
Design 2a Desl n lb Design 2b
Markers show individual triaky lines connect average values. Operating system designers might infer from our results that performance would be improved by reducing either the cost or the frequency of context switches.
For example, it might pay to be careful about choosing the order in which to schedule processes. Also, context switching costs are relatively large when compared against the cost of exchanging packets on a local area network. A pair of minimal-length (but useful) packets can be exchanged on an Ethernet in about 130 microseconds, ignoring processing cost% on an FDDI network, the exchange can be done ten times faster.
An operating system might choose to return control to a recently-suspended process when that process receives an incoming packet, on the assumption that the process's working set is still mostly in the caches.
More generally, operating system designers might want to consider these results before wholehemtedly embracing the trend towards ' 'kemelized" organizations. Such systems require more context-switching than conventional "monolithic kernel" systems (such as Unix systems), because commonlyused system services are implemented in separate processes. (Examples include Mach [9] and V [6] .)
The benefits of this style of organization may outweigh the relatively small additional cache-performance costs, but if the cache effects are indeed worsening as technology progresses, decisions based on current hardware may not be applicable in the future.
Further work
The most critical deficiency of our experiments is our inability to account for the effect of kernel references on cache performance, and for the effect of context switching on kemelreference cache performance.
Our current address-tracing implementation runs on an obsolete architecture, whose operating system has excessively long code paths. WMle we can generate traces with kernel references, we believe that we would learn nothing beyond verifying the inefficiency of our kernel.
We are therefore in the process of porting our tracing implementation to the MIPS archhecture, in a way that requires little kernel modification. This will allow us to trace benchmarks under several different, well-tuned kernels, and so to get useful information about kernel effects. It will also allow us to compare the effects of different operating system designs, since Ultrix, Mach, and Sprite [15] already run on the MIPS architecture, and other systems are being ported. It would also be interesting to measure a system whose scheduler has been experimently modified to minimize cache disruption.
We believe that it is important also to characterize larger varieties of programs and memory system designs.
The port to the MIPS architecture will help, by giving us access to a wider set of programs, and by providing a large base of faster machines on which to do our experiments.
We use a crude method to simulate multiple caches using a single pass through the address trac~it requires memory proportional both to the number of processes and to the cache sizes, and so is infeasible for some experiments.
More elegant methods have been described [10] , and perhaps could be adapted to this problem.
It would also be interesting to examine the effects of certain novel cache designs, such as stream buffers [11] , on contextswitch costs. Perhaps there are less expensive ways to reduce context-switch overhead than simply increasing cache size. One implication of our results is that arguments about the proper size of register sets should be kept in perspectiv~the effect of register-saving on context switching may not be as important as has been thought. Another implication is that highly-modularized operating system designs might not provide the same relative performance on future hardware as they do on current hardware.
Finally, when designing the memory hierarchy of a multi-programmed computer system, one should not choose the cache size based on benchmarks of single programs.
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